

# Floating-Point Number Reciprocal Function IP Core


## General information

The Core is intended for floating-point 32 bits numbers reciprocal function (1/X) calculation. The numbers are presented in IEEE 754 standard. High performance of the core is achieved because of its pipelined structure. The Core could be used as a part of the SoC.

## Features

- ❑ Input data word size - 32 bits (IEEE 754 standard);
- ❑ Output data word size – 32 bits (IEEE 754 standard);
- ❑ Pipelined structure, 25 pipeline stages;
- ❑ Input and output registers;
- ❑ Vendor independent VHDL model, netlist for target device.

## Floating-Point Number Reciprocal Function IP Core pinout



## Interface description

Pin	Activity	Description
CLK	Positive clock edge	Clock
RST	HIGH	Asynchronous Reset
X [32 - 0]	-	Input
Q [32 - 0]	-	Output
ERR	HIGH	Exponent overflow flag

## Sample implementation

Device	Speed grade	Utilization	Clock rate	Performance	Synthesis and implementation tools	Availability
<b>XILINX 4000-SERIES DEVICE</b>						
XC4036XLA-BG325	-07	874 CLB	80 MHz	2560 Mbits/s	Synplify, Xilinx	<b>Now</b> , ver_1_1_1
<b>XILINX VIRTEX DEVICE</b>						
XCV800-BG432	-04	1325 SLICES	85 MHz	2770 Mbit/s	Synplify, Xilinx	<b>Now</b> , ver_1_1_2

**Synplify** – Synplicity Synplify VHDL Compiler, version 5.1.1;  
**Xilinx** – Xilinx Foundation, version 2.1i (SP3).

## Delivery

- ❑ Synthesizable RTL Source Codes (VHDL);
- ❑ Technology-dependent compiled netlist for the target device;
- ❑ Post-synthesis and timing models (SDF, VHD files);
- ❑ Test bench, test vectors and patterns;
- ❑ User Guide and Application Notes.

## License and Price

Our HDL Source License Delivery for the FP\_1DIV\_X\_IEEE754 ver\_1\_1\_x delivery allows unlimited duplication for single product and it costs \$200.