

VERSION 2.0.2 LAST TIME MODIFIED 12.02.2008

# SHA-1 IP Core with WISHBONE Slave Interface


### **General information**

SHA-1 IP CORE implements SHA-1 algorithm as defined in FIPS180-1. It is a strong one-way function that is being employed in various standards, algorithms and products (e.g. password storage, digital signature and authentication). The IP CORE is based on the INTRON's Fast SHA-1 processing unit that is designed for processing arbitrary length messages (up to 2<sup>64</sup> bits). The IP CORE can be easily integrated into a WISHBONE-based SoC with Slave interface compliant with WISHBONE Specification (Rev.B.1) (single read/write cycles). No additional logic is required for processor integration.

#### **Features**

- $\square$  SHA-1 algorithm (FIPS180-1) is implemented for arbitrary length messages (up to 2<sup>64</sup> bits).
- □ Interface is compliant with WISHBONE Slave Rev. B.1 interface with separated 32 bit input/output data buses.
- □ 512 bit message block is processed in 84 clocks.
- □ Byte-based processing.
- □ Vendor independent VHDL model, netlist for target device.

## SHA-1 IP Core with WISHBONE Slave Interface pinout



## Interface description:

Pin	Activity	Description				
RST_I	HIGH	Asynchronous reset				
CLK_I	_	Clock input				
ADR_I[4:2]	_	Subset of WISHBONE address bus				
DAT_I[31:0]	_	Unidirectional WISHBONE write bus				
WE_I	HIGH	WISHBONE bus access signal: HIGH for write transfer, LOW for read transfer				
STB_I	HIGH	Strobe input indicated a valid data transfer cycle.				
ACK_O	HIGH	Acknowledge output indicates the termination of a normal bus cycle				
DAT O[31:0]	-	Unidirectional WISHBONE read bus				

#### Sample implementation

Device	Speed grade	Utilization	Performance	Synthesis and implementation tools	Availability			
ALTERA Stratix II Device								
EP2S15F484C3	3	2421 ALUTs	<b>205.63</b> MHz	Quartus <sup>1)</sup>	<b>Now</b> , ver_1_3_2 <sup>2)</sup>			
EP2S15F484C3	3	<b>1121</b> ALUTs	156.35 MHz	Quartus <sup>1)</sup>	<b>Now</b> , ver_1_3_3 <sup>3)</sup>			

- 1) Quartus Altera Quartus II, ver 5.1.
- 2) Speed optimized;
- a) Area optimized.