

CFB-mode DES Cryptographic Smart Processor Core


General information

The CORE is fully compatible with the Data Encryption Standard according to the Federal Information Processing Standards Publication 46-3 (FIPS 46-3) of the National Institute of Standards and Technology. Low equipment volume is achieved due to its fully iterative structure. Dynamic key changing is provided. The CORE is intended to be used in PC market, files encryption, electronic commerce, financial applications, computer and telecommunication networks, pay TV etc.

Features

- ❑ Input data word size – 64 bits;
- ❑ Output data word size – 64 bits;
- ❑ Input key size – 56 bits;
- ❑ Encryption and decryption are supported;
- ❑ Simple interface and timing;
- ❑ Low gate count;
- ❑ Iterative structure, 17 clocks per encryption/decryption;
- ❑ Vendor independent VHDL model, netlist for target device.

CFB-mode DES Cryptographic Smart Processor Core pinout



Interface description

Pin	Activity	Description
CLK	Positive clock edge	Clock
RST	HIGH	Asynchronous reset
CMD [2 - 0]	-	Input command
IN_DATA_VALID	HIGH	Input data validation flag
IN_DATA [63 - 0]	-	Input data bus
OUT_DATA_VALID	HIGH	Output data validation flag
OUT_DATA [63 - 0]	-	Output data bus
BUSY	HIGH	Processor's business flag

Sample implementation

Device	Speed grade	Utilization	Clock rate	Performance	Synthesis and implementation tools	Availability
ALTERA						
EP20K60EFC324	-01X	815 LEs	90.9 MHz	342.21 Mbits/s	Synplify, Altera ¹⁾	Now , ver_2_1_1
EP2S15F484C3	3	559 ALUTs	313,87 MHz	1181.62 Mbits/s	Altera ²⁾	Now , ver_2_1_2

1) **Altera** – Altera Quartus II, version 1.1 build 155;

2) **Altera** – Altera Quartus II, ver 5.1.

Synplify – Synplicity Synplify VHDL Compiler, version 7.0.1.